发明名称 |
Internal offset-canceled phase locked loop-based deskew buffer |
摘要 |
A phase lock loop-based deskew buffer circuit includes a fixed delay element to delay a feedback signal and to generate a first signal from the feedback signal. A delay locked loop (DLL) generates a second signal from a reference signal and compares a phase of the feedback signal with a phase of the reference signal. The DLL is capable of keeping a relative timing of the first and second signals constant while adjusting the feedback signal to be in phase with the reference signal. This results in loop stability and cancellation of internal offset.
|
申请公布号 |
US6346838(B1) |
申请公布日期 |
2002.02.12 |
申请号 |
US20010755849 |
申请日期 |
2001.01.05 |
申请人 |
TAIWAN SEMICONDUCTOR MANUFACTURING CORPORATION |
发明人 |
HWANG CHORNG-SII;CHIU WEN-WEL |
分类号 |
G06F1/10;H03L7/081;H03L7/087;(IPC1-7):H03L7/06 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|