发明名称 |
Parallel fixed point square root and reciprocal square root computation unit in a processor |
摘要 |
A parallel fixed-point square root and reciprocal square root computation uses the same coefficient tables as the floating point square root and reciprocal square root computation by converting the fixed-point numbers into a floating-point structure with a leading implicit 1. The value of a number X is stored as two fixed-point numbers. In one embodiment, the fixed-point numbers are converted to the special floating-point structure using a leading zero detector and a shifter. Following the square root computation or the reciprocal square root computation, the floating point result is shifted back into the two-entry fixed-point format. The shift count is determined by the number of leaded zeros detected during the conversion from fixed-point to floating-point format.
|
申请公布号 |
US6341300(B1) |
申请公布日期 |
2002.01.22 |
申请号 |
US19990240977 |
申请日期 |
1999.01.29 |
申请人 |
SUN MICROSYSTEMS, INC. |
发明人 |
SHANKAR RAVI;SUDHARSANAN SUBRAMANIA I. |
分类号 |
G06F1/035;G06F7/552;G06F9/30;G06F9/302;G06F9/38;(IPC1-7):G06F7/38 |
主分类号 |
G06F1/035 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|