发明名称 |
Circuit design support apparatus and a method |
摘要 |
A circuit design support apparatus partially converts a description of a circuit model to simulate the circuit operation. A register signal replacement section replaces a register signal with a variable in a process related with the register signal of the description and inserts a declaration of the variable in the process instead of a declaration of the register signal in the description. A clock signal simplification section replaces a clock signal with a variable in a clock signal reference process of the description and unifies a clock signal update process to the clock signal reference process in the description.
|
申请公布号 |
US6339751(B1) |
申请公布日期 |
2002.01.15 |
申请号 |
US19980153910 |
申请日期 |
1998.09.16 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
TAKEDA NAOMI;ISOBE SHOZO;MATSUOKA YUICHIRO;AIHARA MASAMI;NISHIO SEIICHI |
分类号 |
G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|