发明名称 VERTIKALES ZWISCHENVERBINDUNGSVERFAHREN FÜR SILIKONSEGMENTE
摘要 A method and apparatus for vertically interconnecting stacks of silicon segments. Each segment includes a plurality of adjacent die on a semiconductor wafer. The plurality of die on a segment are interconnected on the segment using one or more layers of metal interconnects which extend to all four sides of the segment to provide edge bonding pads for external electrical connection points. After the die are interconnected, each segment is cut from the backside of the wafer using a bevel cut to provide four inwardly sloping edge walls on each of the segments. After the segments are cut from the wafer, the segments are placed on top of one another to form a stack. Vertically adjacent segments in the stack are electrically interconnected by applying electrically conductive epoxy to all four sides of the stack. The inwardly sloping edge walls of each of the segments in the stack provide a recess which allows the electrically conductive epoxy to access the edge bonding pads and lateral circuits on each of the segments once the segments are stacked. The stack of electrically interconnected segments is then mounted below the surface of a circuit board and electrically connected to circuits on the board by applying traces of electrically conductive epoxy between the bonding pads on the top segment of the stack and the circuit board. <IMAGE>
申请公布号 AT211350(T) 申请公布日期 2002.01.15
申请号 AT19950923676T 申请日期 1995.06.08
申请人 CUBIC MEMORY 发明人 PEDERSEN, DAVID, V.;FINLEY, MICHAEL, G.;SAUTTER, KENNETH, M.
分类号 H01L25/00;H01L21/60;H01L21/98;H01L23/373;H01L23/482;H01L23/485;H01L23/52;H01L23/525;H01L23/532;H01L23/538;H01L25/065;H01L25/07;H01L29/06;H01R4/04;H01R29/00;H05K3/30;H05K3/32;H05K7/02 主分类号 H01L25/00
代理机构 代理人
主权项
地址