发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND ITS LAYOUT DESIGN METHOD
摘要 PROBLEM TO BE SOLVED: To provide a layout design method for a gate array semiconductor integrated circuit that can prevent the occurrence of noise and malfunctions due to current flow between plural circuit blocks in a well in which each power supply need be separated, and a semiconductor integrated circuit based on the layout design method. SOLUTION: In this layout design method of a gate array semiconductor integrated circuit device, when first circuit block operated by a first power supply and second block operated by a second power supply are arranged to face each other at least partially, in order to make discontinuous a diffusion area which exists between the first circuit block and the second circuit block and the second circuit block and extends in the direction to connect the first circuit block with the second circuit block, unused basic cell areas are inserted in the middle of the diffusion area.
申请公布号 JP2002009262(A) 申请公布日期 2002.01.11
申请号 JP20000183555 申请日期 2000.06.19
申请人 SEIKO EPSON CORP 发明人 KONUMA FUMIKO
分类号 G06F17/50;H01L21/82;H01L21/822;H01L27/04;H01L27/118;(IPC1-7):H01L27/118 主分类号 G06F17/50
代理机构 代理人
主权项
地址