发明名称 SIGNAL PROCESSING DEVICE
摘要 PROBLEM TO BE SOLVED: To simplify the construction of a filter for limiting a frequency band, and to enable digital signal processing at a low speed. SOLUTION: Input data S0 is delayed for every one sample by a sample delay device 1-1 and 163 samples S0-S162 are generated. Of the 163 samples, the samples S0, S2 and S4-S162 selected from every one sample whose coefficient is not zero (a center sample S81 included) are multiplied by coefficients Coef0, Coef2, respectively, and Coef4-Coef162 (a center coefficient Coef81 included). Subsequently, the results obtained by multiplication are added by an adder 1-3.
申请公布号 JP2001358562(A) 申请公布日期 2001.12.26
申请号 JP20000174834 申请日期 2000.06.12
申请人 VICTOR CO OF JAPAN LTD 发明人 IIDA TOSHIYUKI
分类号 H03H17/06;H03H17/00;(IPC1-7):H03H17/06 主分类号 H03H17/06
代理机构 代理人
主权项
地址