发明名称 DATA PROCESSOR
摘要 PROBLEM TO BE SOLVED: To shorten required time for an arithmetic processing part to access a data buffer through a memory bus, and further to solve the competition of access to a program memory on the memory bus as well. SOLUTION: As buffer memories, memories 107A and 107B are provided and simultaneously with transfer from a FIFO 109 to one of memories 107A and 107B, data are transferred from the other memory to an internal memory 102 provided inside a processor 100. The internal memory 102 has a structure capable of the simultaneous access of read/write as well and when one piece of processing unit data is transferred to the internal memory 102, an arithmetic processing unit 103 executes arithmetic processing by reading the transferred processing unit data simultaneously with the next processing unit data transfer. Since the internal memory 102 is directly connected to the arithmetic processing unit 103 without through the memory bus, to which a program memory 204 is connected, access can be accelerated and competition can be excluded.
申请公布号 JP2001350714(A) 申请公布日期 2001.12.21
申请号 JP20000171630 申请日期 2000.06.08
申请人 HITACHI LTD 发明人 UMEKITA KAZUHIRO;KAMETANI MASATSUGU;YAMAMOTO KENJIRO;IKE KATSUHISA;TANZAWA HIROSHI;SHINDO KOTARO;MASUDA TOSHIYA;OKAMURA TAKUYA;HASHIMOTO YASUHIRO
分类号 G06F15/167;G06F12/00;G06F12/06;G06F13/38;G06F15/16;(IPC1-7):G06F13/38 主分类号 G06F15/167
代理机构 代理人
主权项
地址