ANALOGUE TO DIGITAL SIGNAL CONVERSION

摘要

An analogue to digital converter has a settable trigger level that generates an interrupt signal for a CPU when a trigger condition is fulfilled.