发明名称 RESET CIRCUIT
摘要 <p>A reset circuit for deactivating a circuit configuration, which is fed by a supply voltage, in the case of an undervoltage supply. In this case, active components 1,2 (FIG. 1); or 3,2 (FIG. 3) are provided and their forward paths are connected in series between the supply voltage Uv and ground reference potential. The active components are fed directly or indirectly by a current mirror circuit 9 from a respective current source 10, 11. A reset signal Ureset (active=low signal) being present at the junction point 5 of the active components, where the junction point 5 is connected to ground reference potential via a resistor Rdown.</p>
申请公布号 EP1090460(B1) 申请公布日期 2001.12.12
申请号 EP19990938180 申请日期 1999.06.11
申请人 SIEMENS AKTIENGESELLSCHAFT 发明人 SWART, MARTEN;WAGNER, EKKEHART-PETER;ZELGER, CHRISTIAN
分类号 G06F1/24;G06F1/30;(IPC1-7):H03K17/22 主分类号 G06F1/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利