发明名称 |
Method and apparatus for minimizing mismatch in a complex filter |
摘要 |
A complex filter minimizing mismatch error by averaging the mismatch error by integrating the real and imaginary input signals using the same integrator. A further advantage is that, as compared to known devices, the complex filter uses fewer number of components thereby reducing the consumed power. The complex filter may be used in a complex bandpass sigma-delta modulator, thereby increasing the performance of the sigma-delta modulator. The complex filter used in a sigma-delta modulator analog to digital converter increases performance of the analog to digital conversion since the mismatch noise is minimized. The complex bandpass sigma-delta modulator analog to digital converter include any number of complex filter stages.
|
申请公布号 |
US6329939(B1) |
申请公布日期 |
2001.12.11 |
申请号 |
US19990252381 |
申请日期 |
1999.02.18 |
申请人 |
PHILSAR SEMICONDUCTOR, INC. |
发明人 |
SWAMINATHAN ASHOK;MACROBBIE EDWARD WILLIAM;SNELGROVE WILLIAM MARTIN |
分类号 |
H03M3/02;(IPC1-7):H03M3/00 |
主分类号 |
H03M3/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|