摘要 |
The present invention relates to a power on reset circuit capable of stabilizing an operation of a chip by generating a reset signal regardless of a ramp up time of a power supply voltage, and includes a first means for controlling a potential of a first node to a first potential according to a potential of a second node, a second means for supplying the power supply voltage to be ramped up to the second node according to the potential of the first node, a third means for determining a potential of a third node by inverting and delaying the potential of the second node, a fourth means for controlling a potential of a fourth node to a second potential according to the potential of the third node, a fifth means for inverting and delaying the potential of the fourth node, a sixth means for outputting the potential of the third node to an output terminal according to an output signal from said fifth means and its inverted signal, and a seventh means for controlling a signal of the output terminal according to the inverted signal of the output signal from said fifth means.
|