发明名称 |
Tristate output buffer with matched signals to PMOS and NMOS output transistors |
摘要 |
A circuit comprising a first and a second circuit. The first circuit may be configured to generate a first control signal and a second control signal in response to (i) a first input signal and (ii) an enable signal. The first control signal generally matches the second control signal. The second circuit may be configured to generate a third control signal and a fourth control signal in response to (i) a second input signal and (ii) the enable signal. The third control signal generally matches the fourth control signal.
|
申请公布号 |
US6329840(B1) |
申请公布日期 |
2001.12.11 |
申请号 |
US19990458552 |
申请日期 |
1999.12.09 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
MOYAL NATHAN Y. |
分类号 |
H03K19/00;(IPC1-7):H03K19/00;H03K19/02 |
主分类号 |
H03K19/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|