摘要 |
<p>A CMOS integrated imager system (17) formed on a single IC having a first mode in which the system operates using on-chip logic (31) to generate complex timing on-chip and to use that timing for operation and also having a second mode of operation in which the on-chip logic is bypassed (29) and an external timing (19) system is used.</p> |