发明名称 Solid state imaging device having a gate electrode formed over a potential dip
摘要 To improve such a fact that a signal electric charge from a sensor unit in an MOS imaging device can not be completely read out by a low read-out voltage. To this end, in an arrangement in which a plurality of unit pixels each of which has a sensor unit (S) with a photoelectric conversion region (20) as well as an insulating gate transistor MOS for reading out a signal electric charge from the sensor unit (S) are disposed, a photoelectric conversion region of the sensor unit (S) is so constructed as to form a single potential dip for the signal electric charge and a gate electrode (18) of the insulating gate transistor (MOS) is formed into a pattern in which the middle portion in a channel width direction thereof is positioned above the central portion of the potential dip or its vicinity.
申请公布号 US6326655(B1) 申请公布日期 2001.12.04
申请号 US19990273271 申请日期 1999.03.22
申请人 SONY CORPORATION 发明人 SUZUKI RYOJI
分类号 H01L27/146;H04N5/335;H04N5/361;H04N5/365;H04N5/369;H04N5/374;H04N5/3745;(IPC1-7):H01L27/148 主分类号 H01L27/146
代理机构 代理人
主权项
地址