发明名称 Multiple voltage compatible I/O buffer
摘要 Input and output buffer circuitry (12, 14, 16) is provided which are compatible with busses operating at different voltage levels. The buffer circuitry is self-configuring based on the type of bus to which it is coupled. The buffer circuitry includes voltage level detect circuitry (20) and pad level detect circuitry (28) which can reconfigure driver (34, 54) and level shifter circuits (24, 26) in order to protect the switching devices of the buffers.
申请公布号 US6323704(B1) 申请公布日期 2001.11.27
申请号 US20000633948 申请日期 2000.08.08
申请人 MOTOROLA INC. 发明人 PELLEY PERRY H.;TRAN KEVIN
分类号 H03K19/003;H03K19/0185;(IPC1-7):H03K3/00 主分类号 H03K19/003
代理机构 代理人
主权项
地址