发明名称 |
Advanced input/output interface for an integrated circuit device using two-level to multi-level signal conversion |
摘要 |
An advanced input/output interface is provided for an integrated circuit memory having a memory storage array accessible by signals formatted in a two-level protocol. The advanced input/output interface includes a bit compression circuit for receiving a first plurality of signals formatted in the two-level protocol and generated within the integrated circuit memory. The bit compression circuit converts the first plurality of two-level protocol signals into a first signal formatted in a multi-level protocol. A bit decompression circuit receives a second signal formatted in the multi-level protocol. The bit decompression circuit converts the second multi-level protocol signal into a second plurality of signals formatted in the two-level protocol. In one embodiment, the advanced input/output interface allows for high speed/bandwidth memory accesses while reducing the pin count and operating frequency required for operation.
|
申请公布号 |
US6324602(B1) |
申请公布日期 |
2001.11.27 |
申请号 |
US19980135986 |
申请日期 |
1998.08.17 |
申请人 |
INTEGRATED MEMORY LOGIC, INC. |
发明人 |
CHEN JAWJI;CHANG SHUEN-CHIN;PARK YONG E. |
分类号 |
G11C11/56;H03M5/02;H03M7/30;(IPC1-7):G06F13/38;H04L25/49 |
主分类号 |
G11C11/56 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|