发明名称 |
CLOCK PHASE ADJUSTMENT METHOD, AND INTEGRATED CIRCUIT AND DESIGN METHOD THEREFOR |
摘要 |
<p>The time required for access to a SDRAM (110) is extracted from the layout of an integrated circuit (1000), a first phase difference between an external clock SDCLKO and an internal clock ICLK is calculated, and the value of delay of the external clock signal or the internal clock signal in the integrated circuit (1000) is changed on the basis of the calculated first phase difference, whereby clock phase adjustment for the integrated circuit (1000) in the designing stage is realized. <IMAGE></p> |
申请公布号 |
EP1156420(A1) |
申请公布日期 |
2001.11.21 |
申请号 |
EP19990959827 |
申请日期 |
1999.12.15 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
TOJIMA, MASAYOSHI;NAKAJIMA, HIROMASA;OOHASHI, MASAHIRO;KOHASHI, YASUO |
分类号 |
G06F1/10;G06F17/50;G11C7/10;G11C7/22;(IPC1-7):G06F13/16 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|