| 摘要 |
A new capacitor structure for Flash memory (Flash) cells on a supporting substrate's existing topography, including existing topography provided by adjacent word lines is provided. The gate of the Flash memory cell is constructed as an integral part of the new capacitor cell structure. An increased capacitive coupling ratio is achieved whereby reduced programming voltage is required while yielding more a more compact memory cell structure. Hence, the requirements of low power densely packed integrated circuits is realized for smaller, portable microprocessor devices. Methods for forming the above stated novel capacitor for Flash memory (Flash) cells on a supporting substrate's existing topography is similarly included.
|
