发明名称 AMPLIFIER CIRCUIT AND LIGHT RECEIVING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an amplifier circuit and a light receiving circuit, with which offset caused by the amplitude of an input signal is reduced. SOLUTION: An amplifier circuit 1 is provided with a transistor (FET 1) 10, a transistor (FET 2) 12, load 14, load 16, a current source 18 and a low-pass filter (LPF) 6. The load 14 is provided between the drain of the FET 1 and a reference potential line 20, and the load 16 is provided between the drain of the FET 2 and the reference potential line 20. The current source 18 is provided between the coupling node of the sources of the FET 1 and the FET 2 and a reference potential line VSS. The LPF 6 is provided between the gate of the FET 1 and the gate of the FET 2. The gate of the FET 1 receives a signal from an input and extracts an output from any one of the drains of the FET 1 and the FET 2.
申请公布号 JP2001320249(A) 申请公布日期 2001.11.16
申请号 JP20000135015 申请日期 2000.05.08
申请人 SUMITOMO ELECTRIC IND LTD 发明人 SAWA TAKU;SAWADA SOSAKU;HARA HIROSHI
分类号 H03F3/45;H03F3/08;H03F3/34;H03F3/345;(IPC1-7):H03F3/34 主分类号 H03F3/45
代理机构 代理人
主权项
地址