发明名称 Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
摘要 A plurality of memory modules interface through a daisy-chain providing a point-to-point connection for each memory module. The first and the last memory module in the daisy chain each connect to a separate memory controller port forming a ring circuit. A distinct set of signals connect the memory modules in each direction. A junction circuit in each memory module provides line isolation, a coupling to the adjoining memory modules in the daisy chain, or in the case of the first and last memory module in the daisy chain, a memory module and a memory controller, and a data synchronization circuit. Each junction circuit provides as well as voltage conversion so that the memory devices on a memory module operate at a different voltage than the memory controller, and multiplexing/de-multiplexing so that a lesser number of lines interface with each junction circuit.
申请公布号 US6317352(B1) 申请公布日期 2001.11.13
申请号 US20000665196 申请日期 2000.09.18
申请人 INTEL CORPORATION 发明人 HALBERT JOHN B.;DODD JIM M.;LAM CHUNG;BONELLA RANDY M.
分类号 G06F13/16;G06F12/00;G06F13/40;G06F13/42;G11C5/02;G11C5/14;G11C8/12;(IPC1-7):G11C5/02 主分类号 G06F13/16
代理机构 代理人
主权项
地址