发明名称 |
Memory for programmable digital filter |
摘要 |
The filter includes an arithmetical chain of parallel adders alternated with delay elements, and a memory constituted by lines of one-bit cells. Each line is addressable by a decoder controlled by a digital signal to be filtered; each line of memory contains side by side values which correspond to the partial products of successive impulse-response coefficients for a value equal to the line address. The memory additionally includes a number of read amplifiers. The number of read amplifiers is equal to the number of cells of one line in order to read the bits of the addressed. The outputs of the amplifiers are connected to respective parallel inputs of the adders of the arithmetical chain. Each memory line contains these values in two's-complement binary form in words which decrease in length by one bit for each increment of 2 in the characteristic of the coefficients, starting from the one of lowest characteristic. The output of each read amplifier corresponding to the most significant bit of each value is connected to the corresponding input bit line of the associated adder and to all the other most significant input bit lines.
|
申请公布号 |
USRE37440(E1) |
申请公布日期 |
2001.11.06 |
申请号 |
US19930021489 |
申请日期 |
1993.02.23 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
CAVALLOTTI FRANCO;CREMONESI ALESSANDRO;POLUZZI RINALDO |
分类号 |
H03H17/02;H03H17/06;(IPC1-7):G06F17/10 |
主分类号 |
H03H17/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|