发明名称 Semicoductor device having a multilayered interconnection structure
摘要 A semiconductor device having a multilayered interconnection structure comprises a wiring pattern (15) composed of a main wiring metal (13) having a forward-tapered shape and a subsidiary wiring metal (14) of a high-melting-point metal formed on side surfaces of the main wiring metal (13). The wiring pattern (15) as a whole has a width substantially equal to that of a bottom end of the main wiring metal (13). After a silicon oxide film (16) is deposited, a through hole (160) is formed in the silicon oxide film (16). The width of the through hole (160) at its bottom is greater and smaller than those of the upper surface and the lower surface of the main wiring metal (13), respectively.
申请公布号 US6313536(B1) 申请公布日期 2001.11.06
申请号 US19980056849 申请日期 1998.04.08
申请人 NEC CORPORATION 发明人 YAMADA YOSHIAKI
分类号 H01L21/3205;H01L21/768;H01L23/52;H01L23/522;H01L23/528;H01L23/532;(IPC1-7):H01L23/48;H01L29/40 主分类号 H01L21/3205
代理机构 代理人
主权项
地址