发明名称 SYSTEM AND METHOD FOR DETECTING DOUBLE-BIT ERRORS AND FOR CORRECTING ERRORS DUE TO COMPONENT FAILURES
摘要 A system for detecting and correcting errors in a data block includes a check bits generation unit which receives and encode data to be protected. The check bits generation unit partition the data into a plurality of logical groups. The check bits generation unit generates a parity bit for each of the logical group and additionally generates a pair of global error correction codes. The error correction unit is configured to generate a parity error bit for each of the logical group of data based on the received data and the original parity bits, as well as first and second syndrome codes.
申请公布号 WO0114971(A9) 申请公布日期 2001.11.01
申请号 WO2000US20960 申请日期 2000.08.01
申请人 SUN MICROSYSTEMS, INC. 发明人 CYPHER, ROBERT
分类号 G06F11/10;H03M13/09;H03M13/19;(IPC1-7):G06F11/10 主分类号 G06F11/10
代理机构 代理人
主权项
地址