发明名称 |
Integrated circuit device having a burn-in mode for which entry into and exit from can be controlled |
摘要 |
An integrated circuit structure and method provides a burn-in stress test mode that facilitates stress testing of an integrated circuit device in a burn-in oven. The integrated circuit structure and method is capable of disabling a time-out feature of an IC memory device during a stress test mode of the device in order to facilitate stress testing of the device in a burn-in oven. The integrated circuit structure provides for entry into the burn-in stress test mode when a supply voltage supplied to the integrated circuit device exceeds a predetermined voltage level and/or the temperature of the integrated circuit device exceeds a predetermined temperature level.
|
申请公布号 |
US6310485(B1) |
申请公布日期 |
2001.10.30 |
申请号 |
US20000491664 |
申请日期 |
2000.01.27 |
申请人 |
STMICROELECTRONICS, INC. |
发明人 |
MCCLURE DAVID CHARLES |
分类号 |
G01R31/26;G01R31/28;G11C11/413;G11C29/06;(IPC1-7):G01R31/28 |
主分类号 |
G01R31/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|