发明名称 |
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE |
摘要 |
PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device provided with a dynamic type RAM realizing securement of operation margin and high speed in a low voltage state. SOLUTION: This device is provided with a sense amplifier comprising of latch circuits having one pair of input/output node corresponding to a first pair of bit line to which plural dynamic type memory cells are connected and composed of a first conduction type MOSFET in which first voltage is given to a source and a second conduction type MOSFET in which second voltage is given to a source, and one pair of a first conduction type switch MOSFET receiving a selection signal and connecting selectively a pair of input/output node of the plural latch circuits and a second pair of bit line provided commonly for the plural first bit lines, and an absolute value of threshold voltage of the switch MOSFET is made lower than that of threshold voltage of the first conduction type MOSFET constituting the latch circuit, and an absolute value of a level of a selection signal making the switch MOSFET an off-state is made higher than that of the first voltage based on the second voltage as a reference.
|
申请公布号 |
JP2001291390(A) |
申请公布日期 |
2001.10.19 |
申请号 |
JP20000105345 |
申请日期 |
2000.04.06 |
申请人 |
HITACHI LTD;HITACHI ULSI SYSTEMS CO LTD |
发明人 |
YANAGISAWA KAZUMASA;SASAKI TOSHIO;NAKANISHI SATORU;YASU YOSHIHIKO |
分类号 |
G11C11/409;G11C5/02;G11C7/06;G11C11/407;G11C11/4091;H01L27/10;(IPC1-7):G11C11/409 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|