Integrated memory with plate line segments

摘要

The integrated memory has driver units DRVi, via which the column select lines CSLi are connected to the plate line segments PLi and which, as a function of the potential of the associated column select lines CSLi and the word addresses RADR on the plate line segments PLi connected to them, generate potentials which have defined values for each operating state of the memory.