发明名称 SEMICONDUCTOR MANUFACTURING SYSTEM, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
摘要 PURPOSE: To provide a semiconductor device manufacturing system by which chip position information of assembly discriminated as a fault is read without removing resin of a package, the cause of fault is eliminated quickly, and the manufacturing yield of chips is improved quickly. CONSTITUTION: A replacement address reading device 41 reads out a redundant address from a redundant circuit of a semiconductor device being defective in a test after sealing in a package. A chip position analyzing device 42 estimates a log number, wafer number, and a chip number of the semiconductor device being defective from combination of this redundant address. A fault distribution generating device 32 generates distribution of defective chips in each wafer in a log based on the obtained lot number, wafer number, and chip number. A fault cause estimating device 34 estimates a manufacturing device and a manufacturing process being the cause of fault in a wafer process based on this distribution.
申请公布号 KR20010090566(A) 申请公布日期 2001.10.18
申请号 KR20010015574 申请日期 2001.03.26
申请人 NEC CORPORATION 发明人 HARA SHINICHI;OGAWA SUMIO;UEKI MINORU
分类号 H01L21/00;G11C29/44;H01L21/02;H01L21/66;(IPC1-7):H01L21/00 主分类号 H01L21/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利