摘要 |
In the present invention, inside a large scale integrated circuit (LSI) chip, the on-chip capacitor to suppress a ground-bounce is arranged in a region below a first wiring group as well as between adjacent two wirings of, a second wiring group. Alternatively, the on-chip capacitor is arranged in a region obtained by combining the foregoing region with a region where the function block can not be arranged. |