发明名称 Memory cell integrated structure with corresponding biasing device
摘要 A biasing device for biasing a memory cell having a substrate bias terminal associated therewith. The biasing device includes a first sub-threshold circuitry block adapted to supply an appropriate current during the device standby phase through a restore transistor connected between a supply voltage reference and the substrate bias terminal of the memory cell, and having a control terminal connected to a bias circuit, in turn connected between the supply voltage reference and a ground voltage reference to drive the restore transistor with a current of limited value. The device further includes a second feedback block for fast charging the substrate bias terminal, being connected between the supply voltage reference and the ground voltage reference and comprising a first bias transistor having a control terminal connected to the ground voltage reference via a stabilization transistor, having in turn a control terminal connected to an output node, and to the control terminal of a first regulation transistor connected between the supply voltage reference and the ground voltage reference, the stabilization transistor and first regulation transistor providing feedback for the bias transistor, thereby to restrict the voltage range of the output node.
申请公布号 US6304490(B1) 申请公布日期 2001.10.16
申请号 US20000675985 申请日期 2000.09.29
申请人 STMICROELECTRONICS S.R.L. 发明人 CAMPARDO GIOVANNI;ZANARDI STEFANO;BRANCHETTI MAURIZIO;GHEZZI STEFANO
分类号 G05F3/20;H01L27/115;(IPC1-7):G11C11/34 主分类号 G05F3/20
代理机构 代理人
主权项
地址