| 摘要 |
PROBLEM TO BE SOLVED: To obtain a decoding device, capable of making a circuit scale smaller by simplifying the circuit configuration and reducing power consumption. SOLUTION: This decoding device, which divides a signal recorded with pulse width modulation into two data signals on the basis of its rise part and or its fall part and combines them again, is provided with a clock system converting means 1 for converting an RDDTLE and an RDDTTE, so that they are based on an RclkTE, a phase correcting means 5 for further correcting the RDDTLE and the RDDTTE converted by the means 1 into the same phase and an integrating means 7 for combining the signals.
|
