发明名称 RESET SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 <p>PROBLEM TO BE SOLVED: To solve the problem where there is the possibility that a system malfunctions because a reset signal is not sufficiently transmitted to the entire LSI, where only a part of circuits are reset and that the remaining circuits are left without being reset since the pulse width of the generated reset signal is too short, in such a case that when a power supply voltage Vcc reduces for a relatively short time in a conventional reset signal generation circuit. SOLUTION: This reset signal generation circuit is composed of power voltage reduction detection circuits (11 and 12) for detecting the reduction of a power voltage, a time constant circuit (13) which includes a capacitive element (C0) and in which voltage is slowly changed by once discharging the electrical charge of a capacitance by a detection signal from the power voltage reduction detection circuits and then slowly charging electricity, and a level decision circuit (14) whose outputs are changed, when the charging voltage of the capacitive element becomes equal to or more than a prescribed level.</p>
申请公布号 JP2001285046(A) 申请公布日期 2001.10.12
申请号 JP20000098054 申请日期 2000.03.31
申请人 HITACHI LTD 发明人 KITA MASAHITO;ABE YOSHITAKA
分类号 G11C11/41;G06F1/24;G06F12/16;H03K17/22;(IPC1-7):H03K17/22 主分类号 G11C11/41
代理机构 代理人
主权项
地址