发明名称 Signature generator circuit
摘要 A signature generator circuit is provided for generating a signature word relating to a plurality of words. The signature generator circuit includes a logic gate that receives the plurality of words in series at one input, and a shift register that has a data input, a clock input, and a register output. The clock input receives a clock signal that sets the rate of the plurality of words, the data input is coupled to the output of the logic gate, and the register output is coupled to another input of the logic gate. In a preferred embodiment, the shift register also has a parallel output for outputting the contents of the shift register. Also provided is a method for generating a signature relating to a plurality of words using a logic gate and a shift register. The contents of the shift register are reset. One of the words is supplied in series to the logic gate, at least one of the bits in the shift register is also supplied to the logic gate, and the output of the logic gate is stored in the shift register. The latter three steps are repeated for each of the words.
申请公布号 US6300791(B1) 申请公布日期 2001.10.09
申请号 US19990452325 申请日期 1999.11.30
申请人 STMICROELECTRONICS S.A. 发明人 JAIN MANISH
分类号 G01R31/317;G01R31/3177;G06F11/10;G06F11/277;H04L1/00;(IPC1-7):G06F7/38 主分类号 G01R31/317
代理机构 代理人
主权项
地址