发明名称 Method of forming a contact in an integrated circuit
摘要 A method is provided for forming an improved contact opening of a semiconductor integrated circuit, and an integrated circuit formed according to the same. Planarization of the semiconductor structure is maximized and misalignment of contact openings is tolerated by first forming a conductive structure over a portion of a first body. A thin dielectric layer is formed at least partially over the conductive structure. A thick film, having a high etch selectivity to the thin dielectric layer, is formed over the dielectric layer. The thick film is patterned and etched to form a stack substantially over the conductive structure. An insulation layer is formed over the thin dielectric layer and the stack wherein the stack has a relatively high etch selectivity to the insulation layer. The insulation layer is etched back to expose an upper surface of the stack. The stack is then etched to form an opening in the insulation layer exposing the thin dielectric layer which acts as an etch stop during the stack etch process. The thin dielectric layer is then etched in the opening to expose the first conductive layer. A conductor is then formed in the opening contacting the underlying conductive structure. The thin dielectric under the insulation layer and on the sides of the opening near the conductive structure will increase the distance and help to electrically isolate the conductor at the edge of the contact opening from nearby active areas and devices.
申请公布号 US6297110(B1) 申请公布日期 2001.10.02
申请号 US19940282730 申请日期 1994.07.29
申请人 STMICROELECTRONICS, INC. 发明人 CHAN TSIU C.;HUANG KUEI-WU
分类号 H01L21/28;H01L21/768;(IPC1-7):H01L21/336 主分类号 H01L21/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利