发明名称 BOOSTER CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a booster circuit capable of suppressing an increase in the circuit scale and simplifying the control. SOLUTION: This booster circuit comprises a plurality of booster units 51a, 51b, 52 sequentially connected at output terminals and input terminals, and an output circuit 52. The units each boosts a positive or negative voltage input to the unit of an initial stage by sequentially transferring charges from the input terminal to the output terminal in response to clock signals phi1 to phi4. After the charge is transferred, a node for retaining the charge is reset by a reset signal RSTHB. A potential for turning ON a reset transistor of the reset signal is generated from the boosted positive or negative potential output from the output circuit. An increase in the circuit scale can be suppressed by using the output voltage of the circuit to generate the reset signal.
申请公布号 JP2001268893(A) 申请公布日期 2001.09.28
申请号 JP20000080410 申请日期 2000.03.22
申请人 TOSHIBA CORP 发明人 TANZAWA TORU
分类号 H02M3/07;G11C5/14;G11C16/08;G11C16/30;H03K5/02;H03K19/0185;(IPC1-7):H02M3/07;H03K19/018 主分类号 H02M3/07
代理机构 代理人
主权项
地址