SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

摘要

PROBLEM TO BE SOLVED: To provide a technique for avoiding signal delay caused by parasitic capacity which is generated between the gate electrode, and source and drain of an MISFET. SOLUTION: A sidewall spacer 7 formed in the sidewall of a gate electrode 6 of an MISFET is constituted of an SiOF film.