发明名称 DC-offset eliminating method and receiving circuit
摘要 A DC-offset eliminating circuit changes a coefficient alpha for determining a DC-offset follow-up speed. The coefficient alpha, is changed to a smaller value or 0 in a case where a signal showing a detection that a reception is ceased, is received from a signal-end detecting circuit, or in a case where a signal for partly turning off the circuits for the reduction of power consumption is received from a control circuit, if the received frame is not destined for the receiver itself. The circuit remains the coefficient alpha to a smaller value immediately after the reception is resumed. Additionally, the circuit returns the coefficient alpha to the normal value in response to the reception of a signal showing that an alignment signal is detected immediately after a preamble portion. The circuit then reduces the DC-offset follow-up speed as much as possible at the time when the preamble portion is received, thereby avoiding the DC-offset deviation caused by the preamble patterns.
申请公布号 US2001021232(A1) 申请公布日期 2001.09.13
申请号 US20010759219 申请日期 2001.01.16
申请人 MURAOKA SHINYA 发明人 MURAOKA SHINYA
分类号 H04L27/22;H04L25/06;(IPC1-7):H04L25/06 主分类号 H04L27/22
代理机构 代理人
主权项
地址