摘要 |
A logic family is disclosed that produces the same advantages as Dual Pass-Transistor Logic (DPL), but uses fewer transistors and provides increased performance relative to DPL. This is accomplished by removing one or more of the transistors from a typical DPL gate. Because fewer transistors are used, circuits constructed in accordance with the present invention may have increased performance and increased density relative to DPL.
|