发明名称 Speedy shift apparatus for use in arithmetic unit
摘要 An shift circuit is used in an arithmetic unit, for shifting m-bit input data to left or in right, m being a positive integer. The shift circuit includes a latch for temporarily storing the m-bit input data and additional 2n-bit, wherein n is a positive integer; a shift logic block, receiving (m+2n)-bit data from the latch means, for providing (2n+1) number of m-bit shifted data; a sensor for generating a selection signal based on a predetermined shift condition; and a multiplexer, in response to the selection signal, for selecting one of the (2n+1) number of m-bit shifted data as an output signal of the apparatus.
申请公布号 US6289366(B1) 申请公布日期 2001.09.11
申请号 US19980083187 申请日期 1998.05.22
申请人 HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. 发明人 PARK SUN JU;KANG HYEOK
分类号 G06F5/00;G06F5/01;G06F7/00;(IPC1-7):G06F7/00 主分类号 G06F5/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利