发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PURPOSE: To reduce power consumption in the operation of a redundant circuit more than conventional one in a semiconductor integrated circuit having a redundant circuit relieving a memory cell. CONSTITUTION: This circuit is provided with a memory cell block, a first decoder 16, and a second decoder 18. The memory cell block has plural memory cell strings in which memory cells are arranged in the one direction and a redundant memory cell string for relieving defects of these memory cell strings. The first decoder 16 selects any of memory cell blocks, the second decoder 18 selects any of memory cell strings in the memory cell block. Operation of the second decoder 18 being not used for decoding of the redundant memory cell string is stopped at the time of operation of the redundant memory cell string. As a needless circuit is not operated, power consumption can be reduced at the time of operation of the redundant memory cell string.
申请公布号 KR20010085367(A) 申请公布日期 2001.09.07
申请号 KR20010006701 申请日期 2001.02.12
申请人 FUJITSU LIMITED 发明人 FUJIOKA SHINYA;IKEDA HITOSHI
分类号 G11C11/401;G11C8/10;G11C29/00;G11C29/04;H01L31/0336;(IPC1-7):G11C29/00 主分类号 G11C11/401
代理机构 代理人
主权项
地址