发明名称 |
Semiconductor memory device with reduced current consumption in data hold mode |
摘要 |
<p>A power supply circuit (22c) generating a power supply voltage for refresh-related circuitry (14a) and a power supply circuit (22b) for column-related/peripheral control circuitry (14b) are controlled by a power supply control circuit (25) to be put in different power supply voltage supplying states in a self refresh mode. In the self refresh mode, only self refresh-related circuitry receives a power supply voltage to perform refresh operation. A reduced current consumption can be achieved in the self refresh mode while fast access operation is not deteriorated. <IMAGE></p> |
申请公布号 |
EP1130602(A1) |
申请公布日期 |
2001.09.05 |
申请号 |
EP20010111340 |
申请日期 |
2000.04.20 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
HIDAKA, HIDETO |
分类号 |
G11C11/403;G11C5/14;G11C11/406;G11C11/407;G11C11/4074;G11C11/409;H03K17/687;H03K19/096;(IPC1-7):G11C11/406 |
主分类号 |
G11C11/403 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|