发明名称 |
Hidden refresh pseudo SRAM and hidden refresh method |
摘要 |
A hidden refresh 2P2N pseudo SRAM having an array of memory cells. Each of the memory cells includes a cross-couple latch and two PMOS access transistors. The cross-couple latch are structured with two NMOS transistors which are cross coupled to each other and provided to store a pair of signals. The two NMOS transistors have their sources connected to a negative source voltage, and their drains and gates cross coupled to each other. The two PMOS transistors are controlled by a word line and provided to respectively access the two NMOS transistors of the cross-couple latch and a pair of bit lines. The two PMOS transistors have their sources connected to the pair of bit lines and drains connected to the drains of the two NMOS transistors, respectively.
|
申请公布号 |
US6285578(B1) |
申请公布日期 |
2001.09.04 |
申请号 |
US20000477906 |
申请日期 |
2000.01.05 |
申请人 |
INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE |
发明人 |
HUANG HONG-YI |
分类号 |
G11C11/406;(IPC1-7):G11C11/00 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|