发明名称 |
Delay time adjusting circuit comprising frequency dividers having different frequency division rates |
摘要 |
A delay time adjusting circuit adjusts a delay time of an input signal so that a phase of the input signal and a phase of an output signal match each other. The circuit comprises first dividing means for dividing a frequency of the input signal by a first frequency division rate; delaying means for delaying the input signal by a predetermined time; second dividing means for dividing a frequency of the input signal delayed by the delaying means by a second frequency division rate; comparing means for comparing a phase of a signal generated by the first dividing means and a phase of a signal generated by the second dividing means; and adjusting means for adjusting the predetermined time according to a comparison result obtained by the comparing means.
|
申请公布号 |
US2001016022(A1) |
申请公布日期 |
2001.08.23 |
申请号 |
US20010772080 |
申请日期 |
2001.01.30 |
申请人 |
FUJITSU LIMITED |
发明人 |
TANIGUCHI NOBUTAKA;TOMITA HIROYOSHI |
分类号 |
G11C11/407;G06F1/10;G11C7/22;H03K5/14;H03L7/00;H03L7/081;H04L7/033;(IPC1-7):H04L7/00;H04L25/00;H04L25/40;H03D3/24 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|