发明名称 |
Programmable circuit for realizing a digital filter |
摘要 |
An apparatus having plurality of filter processing elements is provided in order to obtain adequate calculation power, particularly to enable a plurality of filters to be calculated by multiplexing. The calculation of a filter is effected in a plurality of iterations; a filter section is calculated in each iteration while the same operator is used for iteratively calculating a plurality of operations and a plurality of multiplexed filters; in each iteration a plurality of data sets is used. Each filter processing element comprises a number of partial-result registers (y-data) equal to the number of filters that can be multiplexed. Each register has a write input connected to the output (y) of a final adder and each register has a read output connected to one of the inputs (y-old) of the final adder.
|
申请公布号 |
US6279020(B1) |
申请公布日期 |
2001.08.21 |
申请号 |
US19980212365 |
申请日期 |
1998.12.15 |
申请人 |
U.S. PHILIPS CORPORATION |
发明人 |
DUJARDIN ERIC;GAY-BELLILE OLIVIER |
分类号 |
H03H17/00;G06F17/10;H03H17/02;(IPC1-7):G06F17/10 |
主分类号 |
H03H17/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|