发明名称 LOGIC EMULATION SYSTEM
摘要 PROBLEM TO BE SOLVED: To perform logic emulation for dealing with multi-value by expressing multivalued logical value with plural physical signals. SOLUTION: By designating the value to perform the logic emulation, the logical value is expressed with the plural physical signals (the round-up integer of Log2 < designated value) and by performing logic synthesis for dealing with multi-value and automatic arrangement/automatic wiring and mapping that information to a programmable gate array, the multivalued logic emulation can be performed.
申请公布号 JP2001222564(A) 申请公布日期 2001.08.17
申请号 JP20000032335 申请日期 2000.02.09
申请人 HITACHI LTD;HITACHI INFORMATION TECHNOLOGY CO LTD 发明人 KITAJIMA SUSUMU;TOMITA HIROSHI
分类号 G06F11/22;G06F11/36;G06F17/50 主分类号 G06F11/22
代理机构 代理人
主权项
地址
您可能感兴趣的专利