摘要 |
A clock recovery circuit capable of shortening time needed to obtain a synchronized state includes a first synchronous delay circuit to which a reference clock and data are input and which outputs a first clock, and a second synchronous delay circuit to which the reference clock and a signal obtained by inverting the data by an inverter are input and which outputs a second clock. The first and second clocks are combined by a pulse combining circuit for producing an extracted clock. The extracted clock serves as the latch timing of a latch circuit.
|