发明名称 |
Input buffer circuit for semiconductor device |
摘要 |
An input buffer circuit includes a differential amplifier that receives a input signal and its complement and generates an amplified signal corresponding to the voltage difference between the input signal and its complement. A transfer circuit receives the input signal and generates a transfer signal having the same logical value as the input signal. A control circuit connected to the differential amplifier and the transfer circuit selects one of the amplified signal and the transfer signal for output by enabling either the differential circuit or the transfer circuit.
|
申请公布号 |
US2001011911(A1) |
申请公布日期 |
2001.08.09 |
申请号 |
US20010811456 |
申请日期 |
2001.03.20 |
申请人 |
FUJITSU LIMITED |
发明人 |
ISODA MASAHITO |
分类号 |
G01R31/28;H03F1/00;H03F3/343;H03F3/45;H03F3/72;H03K17/693;H03K19/00;H03K19/0175;H03K19/0185;H03K19/094;(IPC1-7):H03B1/00 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|