发明名称 Non-volatile memory device
摘要 Externally supplied program data is latched into data latch circuits DLL and DLR. A judgment is made as to whether or not the latched program data corresponds to any threshold value of multi-levels every time each of plural programing operations is carried out. The program control information corresponding to the judgment result is latched into a sense latch circuit SL. Based upon the latched program control information, the programing operation for setting threshold voltages having multi-levels to a memory cell is carried out in a stepwise manner. Even when the programing operation is ended, the externally supplied program data is left in the data latch circuit. Even when the programing operation of the memory cell is retried due to the over programming condition, the program data is no longer required to be again received from the external device.
申请公布号 US2001009520(A1) 申请公布日期 2001.07.26
申请号 US20010820894 申请日期 2001.03.30
申请人 TSUJIKAWA TETSUYA;NOZOE ATSUSHI;KANAMITSU MICHITARO;KUBONO SHOJI;YAMAMOTO EIJI;MATSUBARA KEN 发明人 TSUJIKAWA TETSUYA;NOZOE ATSUSHI;KANAMITSU MICHITARO;KUBONO SHOJI;YAMAMOTO EIJI;MATSUBARA KEN
分类号 G11C16/02;G11C11/56;G11C16/10;(IPC1-7):G11C11/34 主分类号 G11C16/02
代理机构 代理人
主权项
地址