ROM data verification circuit

摘要

A ROM data verification circuit has a DMAC (2) for reading out data stored in the ROM (1) when a CPU (3) abandons to use an address bus (5) and a data bus (6), for dividing the data read into a plurality of divided data, and for outputting the divided data into a plurality of output ports (4) designated by addresses generated by the DMAC (2).