发明名称 PACKET SWITCH DEVICE AND SCHEDULING CONTROL METHOD
摘要 <p>PROBLEM TO BE SOLVED: To enable a packet switch device which switches fixed-length packets to perform efficient transmission even when variable-length packets like IP packets are inputted. SOLUTION: The packet switch device has plural input buffer parts, a packet switch part, a pipeline scheduling process means 32 which uses unit times as many as output lines for sending-out scheduling processes for fixed-length packets from the input buffer parts and performs plural sending-out scheduling processes as many as the input lines in parallel, and a sending-out state managing means 33 which manages the sending-out state of fixed-length packets constituting one frame by the respective input lines, and is equipped with plural scheduler parts 3 which are provided corresponding to one of output lines and at least one result notification part 4 which informs corresponding input buffer parts of the result information of the sending-out scheduling processes of the scheduler parts.</p>
申请公布号 JP2001197064(A) 申请公布日期 2001.07.19
申请号 JP20000006360 申请日期 2000.01.12
申请人 FUJITSU LTD 发明人 MATSUOKA NAOKI;TOMONAGA HIROSHI;KAWARAI KENICHI
分类号 H04L12/931;H04L12/937;(IPC1-7):H04L12/28 主分类号 H04L12/931
代理机构 代理人
主权项
地址