| 摘要 |
<p>A phase lock loop (figure 1) with an improved capture and lock characteristics. A first displacement error signal (ed), a quadrature error signal, and a second displacement error signal are generated (in 10), the second displacement error signal combining the benefits of the first displacement error signal and the quadrature error signal to more closely approximate an ideal error signal and avoid false lock.</p> |
